Codasip and IAR demonstrate dual-core lockstep for RISC-V

ISO 26262-certified tools from IAR support reference design based on the award-winning Codasip L31 core embedded world, Nuremberg, Germany, 14 March 2023 – Codasip and IAR deliver new possibilities for low-power embedded automotive applications through the award-winning Codasip L31 core and the safety-certified version of the development toolchain IAR Embedded Workbench for RISC-V. The collaboration demonstrates a path for automotive developers to launch ISO 26262-qualified embedded applications based on the versatile Codasip L31 core. Codasip’s dual-core lockstep reference design implements two Codasip L31 cores in a dual-core fault detection subsystem….

Read More

Codasip launches Codasip Labs to accelerate advanced technologies

Munich, Germany, 7 December 2022 – Codasip, the leader in processor design automation and RISC-V processor IP, today announced the establishment of Codasip Labs as an innovation hub within the company. The new organization will support the development and commercialization of technical innovations in key applications including security, functional safety, and AI/ML. The mission of Codasip Labs is to identify and build technologies that extend the possibilities of custom compute and accelerate the time to market for uniquely better products with customized, domain-specific designs. Codasip Labs will report into Codasip…

Read More

Codasip and Intel bring RISC-V development to higher-education

The Codasip University Program joins Intel® Pathfinder For RISC-V Munich, Germany, 1 December 2022 – Codasip, the leader in processor design automation and RISC-V processor IP, today announced it is collaborating with Intel® to enable undergraduate and graduate level courses to benefit from faster, simplified architectural exploration combining Codasip RISC-V IP cores, the Codasip Studio development environment, and Intel’s FPGA platforms. As announced today, Intel is scaling up the ecosystem around its Intel® Pathfinder for RISC-V* program. Part of this is a new focus on education. Codasip’s University Program was…

Read More

Codasip delivers custom RISC-V processing to SiliconArts ray-tracing GPUs

With Codasip 7-series core IP and Codasip Studio tools Munich, Germany; Seoul, South Korea – 2 November 2022 – Codasip, the leader in customizable RISC-V processor IP, today announced that SiliconArts has adopted application-specific Codasip 7-series RISC-V processors with Codasip Studio customization tools. SiliconArts is a leader in innovations for high-end graphics enabling immersive experiences with its photo-realistic ray tracing graphics rendering. The combination of Codasip RISC-V processor IP and SiliconArts ray tracing GPUs will empower the next generation of the most demanding augmented reality applications. SiliconArts ray tracing solution…

Read More

Codasip joins OpenHW® Group to contribute to RISC-V verification

Munich, Germany, 21 September 2022 – Codasip, the leader in customizable RISC-V processor IP, announced it has joined OpenHW Group. Together with the existing OpenHW ecosystem, Codasip will contribute to the development of standards across various techniques including formal verification. Codasip will contribute supporting IP, tools, and methodologies to help the wider community benefit from its experience in the development of high-quality, standard and customized RISC-V cores. OpenHW Group transforms the development of microprocessor technology and related sub-systems peripherals through a collaborative, distributed engineering, open-source ecosystem. A non-profit global organization…

Read More

Codasip joins Intel Pathfinder for RISC-V program

Munich, Germany, 31 August 2022 – Codasip, the leader in processor design automation and RISC-V processor IP, today announced that it would make its 32-bit L31 core available through the Professional Edition of the Intel® Pathfinder for RISC-V* program. By joining the program, Codasip is making its award-winning embedded RISC-V technology more accessible for prototyping, production design or research purposes using Intel FPGAs. Particularly in the early stages of the SoC development cycle, it is beneficial to undertake architectural exploration and to explore different configurations and combinations of IP. The…

Read More

Codasip expands design team to Greece

Munich, Germany, 12 July 2022 – Codasip, the leader in customizable RISC-V processor IP, today announced the company’s rapid growth was continuing apace with the opening of a new design facility in Greece. To lead the team, Codasip has appointed Giorgos Nikiforos as Director of the Codasip Greece Design Center which is expected to engage a significant number of engineers between its locations in Athens, Thessaloniki and Crete. Giorgos Nikiforos brings decades of engineering experience in hardware design and in system verification at Intel, Broadcom and most recently with Apple…

Read More

Codasip Studio Mac extends potential to design for differentiation with RISC-V

Munich, Germany, 21 June 2022 — Codasip, the leader in customizable RISC-V processor IP, today announced that its Codasip Studio platform is now available to support Apple macOS Monterey (the current major release of macOS). Codasip Studio is an automated platform for customization of Codasip’s leading RISC-V processor IP, enabling designers to quickly and easily tailor their processor designs to achieve the highest performance in domain specific applications. Codasip Studio is used to create Codasip’s best-in-class RISC-V processor cores and to help designers evaluate microarchitectural alternatives. Application software can be…

Read More

Codasip adopts Siemens’ OneSpin tools for formal verification

Higher-quality verification to drive adoption and build momentum for RISC-V IP Munich, 3 May 2022 – Codasip, the leader in processor design automation, has expanded its adoption of formal verification solutions for comprehensive and thorough processor testing with the addition of OneSpin IC verification tools from Siemens EDA. Codasip has continually invested heavily in processor verification to underpin the company’s ability to deliver the industry’s highest quality RISC-V processor IP. Siemens EDA’s OneSpin tools provide an advanced and incredibly robust verification platform to tackle critical IC integrity issues. The highly…

Read More

Codasip appoints Jamie Broome as its Automotive VP

Codasip presents car makers with a breakthrough in innovation and ownership of differentiation Munich, Germany – 21 April 2022 — Codasip, the leader in customizable RISC-V processor IP, today announced it has appointed Jamie Broome as its new VP Automotive. Broome brings over 20 years of experience in semiconductors and complex IP, SoCs and the automotive supply chain, having recently led Imagination Technologies’ Automotive Business unit dealing with the entire industry, from manufacturers to tier 1 suppliers and ecosystem partners. Broome brings significant experience of the ecosystem, industry contacts, as…

Read More